WHAT IS CLAIMED IS:

1	1. A	method for manufacturing non-volatile memory cells on a semiconductive
2	substrate, compris	ing at least the following steps:
3	for	ming active areas in said semiconductive substrate, bounded by portions of an
4	insulating layer;	
5	for	ming a first thin layer of tunnel oxide and depositing a first layer of conductive
6	material on said active areas;	
7	def	ining a plurality of floating gate regions, wherein the definition of the floating
8	gate regions comprises the steps of:	
9		forming a plurality of alternated stripes of a first material above active
10	areas alternated by	active areas lacking stripes;
11		forming spacers of a second material in the shelter of the side walls of said
12	stripes, said second	d material being selectively etchable with respect to said first material,
13		depositing a layer of a third material in order to fill in the space between
14	said spacers,	
15	*	planarizing said layer of a third material together with said alternated
16	stripes and said sp	acers,
17		selectively removing said spacers in order to expose portions of said first
18	layer of semicondu	active material,

19 etching said first layer of semiconductive material in order to form 20 grooves in correspondence with its exposed portions, 21 selectively removing said alternated stripes and said layer of a third 22 material. 1 2. The method according to claim 1, wherein said first material and said third 2 material are a conductive material. 1 The method according to claim 2, wherein said plurality of alternated stripes is 3. 2 formed by depositing a second layer of conductive material and by defining said second layer of 3 conductive material by means of lithography. The method according to claim 3, wherein between said first layer of 1 4. semiconductive material and said second layer of semiconductive material a thin oxide layer is 2 3 interposed. 1 5. The method according to claim 1, wherein said second material is silicon nitride 2 and wherein the formation of said spacers in the shelter of the side walls of said alternated stripes comprises the deposition of a silicon nitride layer, which is patterned by means of an anisotropic 3 4 etching.

The method according to claim 1, wherein said first material and said third

material are each an oxide.

6.

1

2

- 7. The method according to claim 6, wherein said plurality of alternated stripes is formed by depositing a first oxide layer and by defining said first oxide layer by means of lithography.
- 1 8. The method according to claim 7, wherein said second material is silicon nitride 2 and wherein the formation of said spacers in the shelter of the side walls of said alternated stripes 3 comprises the deposition of a silicon nitride layer, which is patterned by means of an 4 anisothropic etching.

1	9. A method for manufacturing non-volatile memory cells on a semiconductive	
2	substrate, comprising at least the following steps:	
3	forming active areas in said semiconductive substrate, bounded by portions of an	
4	insulating layer;	
5	forming a first thin tunnel oxide layer and depositing a first layer of conductive	
6	material on said active areas;	
7	defining a plurality of floating gate regions, wherein the definition of the floating	
8	gate regions comprises the steps of:	
9	forming a plurality of alternated stripes of a first material above active	
10	areas alternated by active areas lacking stripes;	
11	forming spacers of a second material in the shelter of the side walls of said	
12	alternated stripes, said second material being selectively etchable with respect to said first	
13	material,	
14	selectively removing said plurality of alternated stripes,	
15	depositing a layer of a third material between said spacers,	
16	selectively removing said spacers in order to expose portions of said first	
17	layer of semiconductive material,	
18	etching said first layer of semiconductive material in order to form	
19	grooves in corrispondence of its exposed portions,	
20	selectively removing said layer of a third material.	

1

2

1

2

3

4

- 1 10. The method according to claim 9, wherein said first material and said third 2 material are respectively a conductive material and an oxide being thermally grown.
- 1 11. The method according to claim 10, wherein said plurality of alternated stripes is
 2 formed by depositing a second layer of conductive material and by defining said second layer of
 3 conductive material by means of lithography.
 - 12. The method according to claim 11, wherein between said first layer of conductive material and said second layer of conductive material a thin oxide layer is interposed.
 - 13. The method according to claim 9, wherein said second material is silicon nitride and wherein the formation of said spacers in the shelter of side walls of said alternated stripes comprises the deposition of a silicon nitride layer, which is patterned by means of an isotropic etching.

1	14.	A method for manufacturing non-volatile memory cells on a semiconductor
2	substrate, comprising:	
3		forming active areas in said semiconductor substrate, bounded by portions of an
4	insulating layer;	
5		depositing a first thin layer of tunnel oxide and a first layer of conductive material
6	on said active areas; and	
7		defining a plurality of floating gate regions, comprising:
8		forming stripes of shielding material only above pairs of alternated active
9	areas;	
10		defining spacers of small width in the shelter of the side walls of the
11	stripes thus det	fined;
12		defining stripes of shielding material also on the active areas that lacked
13	them; and	
14		completing the formation of the floating gates by leaving the definition of
15	the distance be	tween floating gate regions to the spacers.

l	15.	A semiconductor fabrication method, comprising:	
2		forming a plurality of first stripes over an insulated base polysilicon layer and	
3	which lie above first alternating active areas;		
4		forming sidewall spacers for the plurality of first stripes;	
5		forming a plurality of second stripes between the sidewall spacers over the	
5	insulated base	polysilicon layer which lie above second alternating active areas; and	
7		removing the sidewall spacers.	
1	16.	The method according to Claim 15, wherein forming the plurality of first stripes	
2	comprises:		
3		depositing a first material layer;	
4		defining the first stripes in the first material layer using a photolithography mask;	
5		etching using the mask to remove the first material layer but leave the first stripes.	
l	17.	The method according to Claim 15, wherein forming the plurality of second	
2	stripes compri	ses:	
3		depositing a second material layer that covers the first stripes and fills a region	
4	between sidev	vall spacers;	
5		planarizing to remove the second material layer but leave the second stripes.	

1	16.	The method according to claim 13, wherein forming sidewan spacers comprises:
2		depositing a nitride layer; and
3		patterning the nitride layer to remove the nitride layer above the second
4	alternating ac	tive areas but leave the nitride layer adjacent sidewalls of the first stripes.
1	19.	The method according to Claim 15, further comprising:
2		using the first and second stripes as a hard mask; and
3		etching using the first and second stripes hard mask to define floating gate regions
4	in the base po	lysilicon layer above both the first and second alternating active areas.
1	20.	The method according to claim 15, wherein the first and second stripes are formed
2	from polysilic	on material.
1	21.	The method according to claim 15, wherein the first and second stripes are formed
2	from oxide ma	aterial.

1	22.	A method for semiconductor fabrication on a substrate including a plurality of
2	active areas, comprising:	
3		forming a plurality of first stripes by photolithographic techniques over an
4	insulated bas	e polysilicon layer and which lie above even ones of the plurality of active areas;
5	and	
6		forming a plurality of second stripes without the use of photolithographic
7	techniques over the insulated base polysilicon layer and which lie above odd ones of the plurality	
8	of active areas.	
1	23.	The method of claim 22 wherein forming a plurality of first stripes comprises:
2		depositing a first material layer;
3		defining the first stripes in the first material layer using a photolithography mask;
4		etching using the mask to remove the first material layer but leave the first stripes.
1	24.	The method of claim 22 wherein forming the plurality of second stripes
2	comprises:	
3		forming sidewall spacers for the plurality of first stripes;
4		forming the plurality of second stripes between the sidewall spacers over odd ones
5	of the active a	areas; and
6		removing the sidewall spacers.

1	25.	The method of claim 22 wherein forming the plurality of second stripes
2	comprises:	
3		forming sidewall spacers for the plurality of first stripes;
4		depositing a second material layer that covers the first stripes and fills a region
5	between the sidewall spacers;	
6		planarizing to remove the second material layer but leave the second.
1	26.	The method according to claim 22, wherein forming sidewall spacers comprises:
2		depositing a nitride layer; and
3		patterning the nitride layer to remove the nitride layer above odd ones of the
4	active areas b	ut leave the nitride layer adjacent sidewalls of the first stripes.
1	27.	The method according to Claim 22. South an according
1	21.	The method according to Claim 22, further comprising:
2		using the first and second stripes as a hard mask; and
3		etching using the first and second stripes hard mask to define floating gate regions
4	in the base po	lysilicon layer above both the odd and even ones of the active areas.
1	28.	The method according to claim 22, wherein the first and second stripes are formed
2	from polysilic	on material.
1	29.	The method according to claim 22, wherein the first and second stripes are formed
2	from oxide m	aterial.

ı	30.	A semiconductor fabrication method, comprising:	
2		forming a plurality of stripes over an insulated base polysilicon layer and which	
3	lie above first alternating active areas;		
4		forming sidewall spacers for the plurality of stripes;	
5		removing the stripes but leaving the sidewall spacers;	
6		forming an oxide layer over the insulated base polysilicon layer between the	
7	sidewall space	ers; and	
8		removing the sidewall spacers.	
1	31.	The method according to Claim 30, wherein forming the plurality of stripes	
2	comprises:		
3		depositing a material layer;	
4		defining the stripes in the material layer using a photolithography mask;	
5		etching using the mask to remove the material layer but leave the stripes.	
1	32.	The method according to claim 30, wherein forming sidewall spacers comprises:	
2		depositing a nitride layer; and	
3		patterning the nitride layer to remove the nitride layer above second alternating	
4	active areas b	ut leave the nitride layer adjacent sidewalls of the stripes.	

33. The method according to Claim 30, further comprising:
using the oxide layer between the removed spacers as a hard mask; and
etching using the oxide layer hard mask to define floating gate regions in the base
polysilicon layer.